Implementing an ISR defense on a MIPS architecture